Fig. (5)
Connection of BIST circuit and SRAM.